<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>Polaris Design Systems - System &#38; ASIC Prototyping with FPGA</title>
	<atom:link href="http://www.polaris-ds.com/feed/" rel="self" type="application/rss+xml" />
	<link>http://www.polaris-ds.com</link>
	<description>ASIC, SoC and System Prototyping</description>
	<lastBuildDate>Thu, 02 May 2013 20:51:11 +0000</lastBuildDate>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.3.1</generator>
		<item>
		<title>Cost Effective, Open, Scalable, High Performance Functional Verification Platform</title>
		<link>http://www.polaris-ds.com/cost-effective-open-scalable-high-performance-functional-verification-platform-2/</link>
		<comments>http://www.polaris-ds.com/cost-effective-open-scalable-high-performance-functional-verification-platform-2/#comments</comments>
		<pubDate>Fri, 20 Apr 2012 19:06:18 +0000</pubDate>
		<dc:creator>rahm</dc:creator>
				<category><![CDATA[ASIC/SoC Prototyping]]></category>

		<guid isPermaLink="false">http://www.polaris-ds.com/?p=2110</guid>
		<description><![CDATA[As integrated circuit chips are becoming ever more complex, an entire electronic system is now designed onto a chip. In terms of size and complexity, what used to be an ASIC (Application Specific Integrated Circuit) just a few years ago is now a building block of a giant SoC (System on Chip). Typically, over 80% [...]]]></description>
		<wfw:commentRss>http://www.polaris-ds.com/cost-effective-open-scalable-high-performance-functional-verification-platform-2/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>
